DDR memory architecture transfers data on both the rising and the falling edge of each clock cycle. As a result, twice as much data can be sent to (or received from) the processor in one clock cycle. Advanced ECC detects and corrects single-bit memory errors, just like ECC. In addition, it can also correct 4bit memory errors that occur within a single DRAM chip on a DIMM